



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.ispto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/422,539	10/21/1999	DING-KAI CHEN	10981786-1	5676
22879	7590 06/19/2002			
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION			EXAMINER	
			KENDALL, CHUCK O	
	DAL PROPERTY ADM NS, CO 80527-2400	IINISTRATION		
TORT COLL	N3, CO 80327-2400		ART UNIT	PAPER NUMBER
			2122	
			DATE MAILED: 06/19/2002	1

Please find below and/or attached an Office communication concerning this application or proceeding.



	_	_	P44			
		Application No.	Applicant(s)			
		09/422,539	CHEN ET AL.			
Office Action Summary		Examiner	Art Unit			
	ť	Chuck O Kendall	2122			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
THE ! - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REIMAILING DATE OF THIS COMMUNICATION is ions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory perion to reply within the set or extended period for reply will, by state ply received by the Office later than three months after the mand patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a represent the statutory minimum of thirty iod will apply and will expire SIX (6) MONT state, cause the application to become ABA	oly be timely filed  (30) days will be considered timely.  HS from the mailing date of this communication.  NDONED (35 U.S.C. § 133).			
1)[	Responsive to communication(s) filed on 2	28 March 200 <u>2</u> .				
2a)⊠	This action is <b>FINAL</b> . 2b)□	This action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  Disposition of Claims						
4)	Claim(s) is/are pending in the applic	eation.				
	4a) Of the above claim(s) is/are without	frawn from consideration.				
5)□	Claim(s) is/are allowed.					
6)⊠	Claim(s) 1-22 is/are rejected.					
7)	Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:						
a)ı	· ·	ents have been received				
	<ul> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> </ul>					
Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
<ul> <li>a) ☐ The translation of the foreign language provisional application has been received.</li> <li>15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.</li> </ul>						
Attachment(s)						
2) Notic	re of References Cited (PTO-892) re of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s	5) Notice of In	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)			

Art Unit: 2122

# **DETAILED ACTION**

### Examiners Response

This Office Action is the response to the communication received on 3/28/02 Amendment under 37 CFR § 1.111.Reconsideration of the instant application is requested by applicants. All such supporting documentation has been placed of record in the file. Claims 1-22 are pending in this application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-22 are rejected under 35 U.S.C. 102(a) as being anticipated by Hayashi USPN 5,828,886.

# CLAIM 1.

Hayashi anticipates a register usage indicator system for efficiently signaling register usage in a computer program comprising a plurality of blocks of code, said register usage indicator system comprising:[see Abstract register allotting and scheduling/availability]

a code usage register contained within a NOP instruction in one of the plurality of blocks of code in the computer program, said code usage register comprising a plurality of storage bits; and

[see 5:35-50 for bit vectors, see Fig 22 for NOP instructions and also see 25: 40-50 for NOP instructions and code usage register which is interpreted as the register information management and scheduling feature from prior art by equivalent function]

Art Unit: 2122

a code register usage annotator for determining if each one of the plurality of registers is live in one of the plurality of blocks of code containing said NOP instruction.[see Fig 22,for NOP instruction, and live register within block of code, also]

### CLAIM 2

The system of claim 1, wherein said code register usage annotator sets one of said plurality of storage bits in said code usage register for each one of the plurality of registers that is live in one of the plurality of blocks of code containing said NOP instruction.[see 25: 40-50 for register information management table and also refer back to 5: 40-45 for setting of bit vectors in the register information management table].

### CLAIM 3

The system of claim 1, further comprising:

a register usage comparator for determining which of said registers are live in one of the plurality of blocks of code in the computer program by inspecting the bits set in said code usage register:[5:40-55,see register usage field and setting bit vectors]

contained in said NOP instruction.

[Also refer to 8:40-65,see table which shows a null set, which is also interpreted as a NOP instruction by definition, NULL operation or NO/NONE instruction operation (entry{none} gp1{sp ,ret, fp} ) on line 43]

### CLAIM 4

The system of claim 3, wherein said code register usage annotator determines whether or not each register is live in each one of the plurality of blocks of code containing said NOP instruction; and [5:40-55,see register usage field and setting bit vectors, see Kill or use as indicated by 1 or O for bit vectors in the register information management table as cited from prior art]

wherein said code register usage annotator sets each one of the plurality of storage bits in one of a plurality of storage code usage registers for each register live in each one of the plurality of blocks of code containing said NOP instruction.

Application/Control Number: 09/422,539 Page 4

Art Unit: 2122

[5:40-55, see register usage field and setting bit vectors, see Kill or use as indicated by 1 or 0 for bit vectors in the register information management table as cited from prior art]

#### CLAIMS 5

The system of claim 4, wherein said register usage comparator determines which of said registers are not live in one of said plurality of blocks of code, by performing a logical OR of all of said plurality of storage code usage registers.

[12: 50-52, see whether or not bit vector is 1 being an indication for a live register, hence a 0 would be indicative of a not live register]

### CLAIMs 6 &11

Hayashi anticipates a method to efficiently signal register usage in a computer program comprising a plurality of blocks of code, the method comprising the steps of: [Abstract and claims discloses both the method and the system as indicated in preamble]

determining which of a plurality of registers are live in one of the plurality of blocks of code in the computer program; [see Abstract for available registers, 4:20-25,see 5:35-50 for bit vectors and 25:40-50, for register information management table, and NOP instructions]

finding at least one NOP instruction in one of the plurality of blocks of code; [Fig 22] creating a code usage register having a plurality of storage bits in said at least one NOP instruction in one of the plurality of blocks of code; and

[ 4:35-39, see renaming as interpreted from prior art, and refer back to 25:40-50 or NOP instructions]

setting one of said plurality of storage bits for each one of the plurality of registers live in one of the plurality of blocks of code containing said NOP instruction.

[see 5:35-50 for bit vectors and 12:50-52].

### **CLAIM 7&12**

The method of claim 6, wherein said determining step further comprises the step of: determining which of said plurality of registers are live in one of the plurality of blocks of code by inspecting the bits set in said code usage register.[5:42-48]

Art Unit: 2122

# CLAIM 8

The method of claim 7, further comprising the step of:

determining which of the plurality of registers is live in each one of the plurality of blocks of code in the computer program.[5:60-65,see entire range of scheduling from register information management table]

#### CLAIM 9 & 15

The method of claim 8, further comprising the step of:

setting each one of said plurality of storage bits in one of a plurality of storage code usage registers for each register live in one of the plurality of blocks of code containing said NOP instruction.[5:35-50]

#### **CLAIM 10 &16**

Hayashi, anticipates the method of claim 9, further comprising the step of:

determining which of said registers are not live in all of the plurality of blocks of code, in the computer program, by performing a logical OR of all of said plurality of storage code usage. [12: 50-52, see whether or not bit vector is 1 being an indication for a live register, hence a 0 would be indicative of a not live register]

#### CLAIM 13

The system of claim 12, wherein said determining means further comprises:

means for inspecting the bits set in said code usage register to determine which of said registers are live in one of the plurality of blocks of code containing said NOP instruction. [5:40-55, see register usage field and setting bit vectors, see Kill or use as indicated by 1 or O for bit vectors in the register information management table as cited from prior art]

Art Unit: 2122

The system of claim 13, further comprising:

means for determining which of the plurality of registers are live in each one of the plurality of blocks of code in the computer program.

[5:60-65, see entire range of scheduling from register information management table]

Regarding claim 17 see claim 6 and 11 for reasoning.

Regarding claim 18 see claim 7 and 8 for reasoning.

Regarding claim 19 see claim 13 for reasoning.

Regarding claim 20 see claim 8 for reasoning.

Regarding claim 21 see claim 9 for reasoning.

Regarding claim 22 see claim 10 for reasoning.

# Response to Arguments

Examiner has evaluated applicant's arguments of 3/19/02 correspondence which has been fully considered is not persuasive to overcome the previous rejection aforementioned, 35 U.S.C. 102(a).

Regarding claims 1,6, & 11 per Applicants argument, Applicant asserts that Prior Art doesn't use any portion of the NOP instructions to carry register information and that none of the NOP instruction is associated with any register information. Examiner disagrees. Contrary to Applicants assertion Prior Art (Hayashi), distinctly shows in 25:44-48, collected register information (register usage information) indicating alive/ live register during an NOP instruction entry.

Art Unit: 2122

### Conclusion

This action is made Final Applicant's arguments are not persuasive to overcome 35 U.S.C. § 102(a) as discussed Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after The end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. see MPEP § 706.07 (a).

### Correspondence Information

Any inquires concerning this communication or earlier communications from the examiner should be directed to Chuck O. Kendall who may be reached via telephone at (703) 308-6608. The examiner can normally be reached Monday through Friday between 8:00 A.M. and 5:00 P.M. est.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Greg Morse can be reached at (703) 308-4789.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

For facsimile (fax) send to 703-7467239 official and 703-7467240 draft

Chuck O. Kendall

Software Engineer Patent Examiner
United States Department of Commerce

KAKALI CHAKI PRIMARY EXAMINER

Page 7